|
Dec 18, 2024
|
|
|
|
EECE 641 - Advanced Digital Design using Logic Synthesis Applications of hardware description languages (HDLs) for the design of complex digital systems. Topics include designing and simulating using HDLs, logic synthesis into FPGAs and ASICs, optimization techniques, timing issues, hardware verification, and design for testability.
Credits: (3)
Note Two hours lec. and three hours lab a week.
Requisites Pr.: EECE 441.
When Offered II
KSIS Course Search
Add to Portfolio (opens a new window)
|
|