ECE 641 - Advanced Digital Design using Logic Synthesis

Applications of hardware description languages (HDLs) for the design of complex digital systems. Topics include designing and simulating using HDLs, logic synthesis into FPGAs and ASICs, optimization techniques, timing issues, hardware verification, and design for testability.

Credits: (3)

Note:
Two hours lec. and three hours lab a week.

Requisites:
Pr.: ECE 441.

When Offered:
Spring

KSIS Course Search

Kansas State University

Course Catalog

ECE 641 - Advanced Digital Design using Logic Synthesis